## Using the 100-1008 Multisegment Envelope Generator

## 0. Before you build...

The following changes should be made. Many of the part values for the components are printed on the legend for the component side, which sure makes building the board easier, but some of them may have been changed. Please make the following changes.

Rev A Board

| Reference Designator | Legend Says | Should Be |
| :--- | :--- | :--- |
| R4 | 499 K | 100 K |

## 1. Construction Options

There are several ways you can build your 100-1008 envelope generator. This is unfortunate in a way, because now you will have to make a decision. On the other hand, I like things to have a lot of flexibility, so you will be able to both suffer and enjoy this board.
a. Sequence Length

The length of the sequence is controlled by pins 2,4 and 6 on connector JP7. Use the following table to configure the sequence length.

| Pin 1 and 2 | Pin 3 and 4 | Pin 5 and 6 | Length |
| :--- | :--- | :--- | :--- |
| Open | Short | Short | 2 |
| Short | Open | Short | 3 |
| Open | Open | Short | 4 |
| Short | Short | Open | 5 |
| Open | Short | Open | 6 |
| Short | Open | Open | 7 |
| Open | Open | Open | 8 |

## b. Sustain Segment

The sustain segment is the state that the envelope generator will hold at when the gate signal is true (gate > 1.4 votls). This function is selected by using pins 12,14 and 16 on connector JP7. Use the following table below to configure the sustain segment.

| Pin 11 and 12 | Pin 13 and 14 | Pin 15 and 16 | Sustain Segment |
| :--- | :--- | :--- | :--- |
| Open | Short | Short | 1 (Attack) |
| Short | Open | Short | 2 |


| Open | Open | Short | 3 |
| :--- | :--- | :--- | :--- |
| Short | Short | Open | 4 |
| Open | Short | Open | 5 |
| Short | Open | Open | 6 |
| Open | Open | Open | 7 |

One thing you must be careful about is that if you have a 4 segment length, you do not want the sustain to occur at segment 5, although, this will cause no harm, I am not sure how it will affect the operation...although, feel free to try. Who knows, something interesting may happen. I suspect that it will just go through all the segments without stopping until it gets to the release segment. However, if the gate is still true, it may just start all over again until the gate is released.

## 2. Front panel wiring.

The wiring for the front panel is not at all critical. If you look at the front panel wiring diagram supplied, this is just one option. In fact, I guess you could say that this is the full blown option. Well, maybe not quite full blown. If you note, on JP7 I have shown a three deck rotary switch to select the sustain level segment. The length inputs are left floating so the length is fixed at 8 . However, you could also add a rotary switch to the length inputs as well and get a lot of flexibility in how the module will work.

You could also hard wire the length to say just four segments. In this case, you could eliminate half of the rate pots and half of the level pots. You could also make the sustain segment fixed as well. If you set it to say four segments in length, you could have the sustain segment be on segment 3 . This would make the module sort of like a real fancy ADSR, or, more like an ADDSR.

Also, if you have fewer than 8 segments, you can wire up fewer LEDs, if you choose to have LEDs that is. One thing to note, LED0 (pin 2 of JP2) is always the LED that indicates the Release State. And Led1 (pin 4 of JP2) always indicates the Attack State.

JP1 Pin Definitions. These inputs control the voltage level each segment decays to.

| JP1 Pin 2 (A0) | Release Voltage Level |
| :--- | :--- |
| JP1 Pin 4 (A1) | Attack Voltage Level |
| JP1 Pin 6 (A2) | Segment 2 Voltage Level |
| JP1 Pin 8 (A3) | Segment 3 Voltage Level |
| JP1 Pin 10 (A4) | Segment 4 Voltage Level |
| JP1 Pin 12 (A5) | Segment 5 Voltage Level |
| JP1 Pin 14 (A6) | Segment 6 Voltage Level |
| JP1 Pin 16 (A7) | Segment 7 Voltage Level |

JP3 Pin Definitions. These inputs control the rate each segment decays at.

| JP3 Pin 2 (B0) | Release Rate Voltage |
| :--- | :--- |
| JP3 Pin 4 (B1) | Attack Rate Voltage |
| JP3 Pin 6 (B2) | Segment 2 Rate Voltage |


| JP3 Pin 8 (B3) | Segment 3 Rate Voltage |
| :--- | :--- |
| JP3 Pin 10 (B4) | Segment 4 Rate Voltage |
| JP3 Pin 12 (B5) | Segment 5 Rate Voltage |
| JP3 Pin 14 (B6) | Segment 6 Rate Voltage |
| JP3 Pin 16 (B7) | Segment 7 Rate Voltage |

JP4 Pin Definitions.

| JP4 Pin 2 (GATE) | Gate input to Trigger Envelope Sequence |
| :--- | :--- |
| JP4 Pin 10 (OUT_INV) | Inverted Envelope Output |
| JP4 Pin 12 (+10R) | +10 volts for Pots |
| JP4 Pin 14 (-10R) | -10 volts for Pots |
| JP4 Pin 16 (OUT) | Envelope Output |

JP7 Pin Definitions. These inputs control the Length and Sustain segment.

| JP7 Pin 2 (LEN0) | Bit 0 for Length |
| :--- | :--- |
| JP7 Pin 4 (LEN1) | Bit 1 for Length |
| JP7 Pin 6 (LEN2) | Bit 2 for Length |
| JP7 Pin 12 (SUS0) | Bit 0 for Sustain |
| JP7 Pin 14 (SUS1) | Bit 1 for Sustain |
| JP7 Pin 16 (SUS2) | Bit 2 for Sustain |

JP2 Pin Definitions. These outputs are intended to light an LED indicating the current state.

| JP2 Pin 2 (LEDO0) | Release State LED (red) (Anode) |
| :--- | :--- |
| JP2 Pin 4 (LEDO1) | Attack State LED (green) (Anode) |
| JP2 Pin 6 (LEDO2) | Segment 2 State LED (yellow) (Anode) |
| JP2 Pin 8 (LEDO3) | Segment 3 State LED (yellow) (Anode) |
| JP2 Pin 10 (LEDO4) | Segment 4 State LED (yellow) (Anode) |
| JP2 Pin 12 (LEDO5) | Segment 5 State LED (yellow) (Anode) |
| JP2 Pin 14 (LEDO6) | Segment 6 State LED (yellow) (Anode) |
| JP2 Pin 16 (LEDO7) | Segment 7 State LED (yellow) (Anode) |

It should be noted that for JP2, the Cathode of the LEDs returns to the Odd pin numbers (which is ground). The user has some flexibility with JP2. It is possible to use it to generate a gate signal for each state. This can be done by replacing R24, R28, R33, R36, R38, R40, R42, and R44 with a short. You would then wire up to each pin of JP2 as shown below.


## Gate Output Circuit

While this will involve making some labor intensive point to point wiring on your front panel (the parts can be mounted more or less on the Jack), this should provide a good solution if you want this functionality.

## II. General Operational Considerations.

This is how the Envelope Generator works under normal conditions.
When the GATE signal goes TRUE, the STATE of the envelope generator goes to the ATTACK STATE (STATE1, STATE0 is the RELEASE STATE). The envelope generator will remain in the ATTACK STATE until one of two things happens:

1. The GATE signal goes FALSE, then Goto RELEASE STATE
2. The output voltage equals the ATTACK LEVEL voltage, then Goto STATE2

How long it takes for number 2 to happen depends on the ATTACK RATE control. If the time constant of the envelope generator is set to a long period, it will take longer than if the ATTACK RATE control is set to a short time constant. It should be noted that making the ATTACK RATE more positive will decrease (make faster) time constant.

The above process is repeated for each state, although an additional check is made to see if we are at the SUSTAIN SEGMENT. When the envelope generator reaches the SUSTAIN SEGMENT (which is set by the sustain bits on JP7), it will hold that state as long as the GATE signal is TRUE. When the GATE signal goes FALSE, it will then proceed until it reaches the end segment, which is set by the Length bits on JP7.

Until you get used to how this envelope generator actually works, you may have to remember to take a deep breath now and then before you get ready to through it out the window...speaking as the designer, I came close several time to doing the same thing. I am always trying to improve the device, and in the future, there may be different state equations for the PLD that controls this thing to make operation even smoother. But, as of right now, it seems to work about as smoothly as can be. But it does have quirks. On longer sequences, you
may note that it doesn't go through all of the states. Make sure first that the GATE signal is actually TRUE the entire time. If you have a setup where the full length is executed, and you see it go through ATTACK, 2, 3, 4, 5, the RELEASE (skipping 6 and 7), this could be due to several reasons...

## 1. The GATE signal went FALSE during STATE 5.

2. The Voltage Levels for STATE 6 and STATE 7 were the same (or very nearly so) to STATE 5. Under this condition, the envelope generator considers itself to have settled and will go onto the next state.
3. The ATTACK RATE is very fast.

It does take a bit of care to make sure you actually have the envelope generator set up to do what you really want it to.

## III. Assembling the PC board

I admit it, there are a lot of parts on this little board. If you have the REV A board (first released in March of 2003), it should have come with the hard to find parts. Even at the release date, the THAT140 was no longer being produced, and only 25 of the REV A boards were made. So, hopefully, you have not lost either the THAT140 or the 22V10 that came pre programmed with the code for running the Envelope Generator. If you have lost the THAT140 for the REV A board, not all is lost. You can substitute matched sets of 2n3904 and 2 n 3906 for the pairs of NPN and PNP transistors, respectively. But I would not do this if you have the THAT140.

The 22 V 10 can be more easily replaced. The only thing special about it is the code programmed into it. If you have means of programming a 22 V 10 , you should be able to download the code from the website and burn a new on. The 22V10 that came with the board is flash programmable so you can also update later if you have the means to program it.

The board itself is a high quality double sided plated through PC board. User your favorite solder and soldering iron to construct the board. A temperature controlled iron will improve the way the solder flows, but it is not required. I would also highly recommend the use of $63 / 37 \mathrm{Tin} / \mathrm{Lead}$ solder. $60 / 40$ will do in a pinch, but you will get better solder joints with the 63/37.

Solder flux is also a big issue. If you can, use a high quality solder with a flux core. Kester solder is what I generally use. Read the instructions on the solder about cleaning. Most solder flux is actually cleaning optional. Cleaning Rosin type flux can be a pain as it requires chemicals that are not very pleasant. Kester 331 organic core flux can be cleaned with water, however, it should be noted that you must be very diligent with this flux. You will note that Kester classifies this stuff as a MUST CLEAN flux, and they mean it. If you use Kester 331, you must clean the board at the end of the work session. Leaving it until the next day will not work. Kester 331 is very corrosive, however, used properly, you will end up with a nice clean board, something that is difficult to do with the rosin fluxes.






```
100-1008-6 REU A FAB DRAWING
```



```
Multi Segment Envelope Generator Revised: Saturday, March 15, 2003
100-1008 Revision: NC
Jim Patchell
patchell@silcom.com
15: 1 1 C1 .047uF 23PS310
16: 2 1 C2 18pF
17: 3 1 C3 .01uF 271-PF2A103J
18: 4 29 C4,C5,C7,C8,C9,C10,C11,.1uF 80-C410C104M5U
19: C12,C13,C14,C15,C16,C17,
20: C19,C20,C21,C23,C24,C25,
23: 5 3 C45,C47,C48 10uF 140-XRL35V10
24: 6 7 D1,D2,D3,D4,D5,D6,D7 1N914
25:7 5 JP1,JP2,JP3,JP4,JP7 HEADER 8X2
26: 8 1 P1 POWER
27: 9 10 Q3,Q6,Q8,Q10,Q11,Q12,Q13, 2N3906 512-2N3906
28: Q14,Q17,Q18
29: 10 2 Q15,Q16 2N3904 512-2N3904
30: 11 1 RN1 100K
31: 12 14 R1,R2,R5,R6,R8,R9,R13, 10K 271-10K
32: R16,R19,R45,R46,R47,R52,
33: R57
34: 13 5 R3,R7,R11,R48,R56 1K 271-1K
35: 14 8 R4,R14,R17,R18,R53,R58, 100K 271-100K
36: R67,R68
37: 15 2 R20,R10 150K 271-150K
38: 16 1 R12 200 271-200
39: 17 1 R15 3.3K 271-3.3K
40: 18 8 R22,R27,R31,R35,R37,R39, 20K 271-20K
44: 20 2 R50,R54 10 271-10
45: 21 1 R51 30K 271-30K
46: 22 1 R55 24.9K 271-24.9K
47: 23 4 U1,U3,U4,U28 TL072 511-TL072CP
48: 24 1 U5 74HC14 511-M74HC14
49: 25 1 U6 TL072
50: 26 4 U7,U8,U9,U10 DG201 DG201ACJ
51: 27 1 U16 74HC138 511-M74HC138
52: 28 1 U27 LM4041CZ-ADJ
53: 29 1 U29 78L05
54: 30 1 U30 22V10
55: 31 1 U31 THAT140
```

6 :
7:
8 :
9:
10:
11:
12:
13:
$14:$
21:
22:
41:
42:
43:


## mul ti segt op. vhd

-- Top I evel for Multisegment Envel ope Gener ator Controller
------------1
I i brary i eee;

```
use i eee.std_l ogi c_1164.all;
```

I i brary cypress;
use cypress.std_arith.all;
use work. compare_pkg. al I;
use work. st at emachi ne_pkg. all;
use work. count er_pkg. àl I;
use work. St at eType_pkg. al I;
entity multisegtop is
port (
CLOCK: in std_logi c;
RESET: in sta_l ogic;
COUNT: i nout std logi c_vect or (2 downto 0 );
GATE: i n std_logi $\bar{c}$;
SETTLED: i n $\bar{s} t d$ l ogi c;
MAX: i n st d_l ogíc_vect or ( 2 downt o 0);
HOLD: in st $\bar{d}^{-}$l ogi $\bar{c} \_$vect or $(2$ downto 0$)$;
-- MAXI: in st dºgi c;
-- HOLDI:in std logic;
MAXO: buf fer std I ogic;
HOLDO: buffer std_l ogi c;
STATE: buffer st d_l ogi c_vect or (1 downto 0)
);
attribute pi numbers of multisegtop: entity is
"CLOCK: 1 "\&
"RESET: 2 "\&
"GATE: 3 "\&
"SETTLED: 4 "\&
"MAX(0): 5 " \&
"MAX(1): 6 " \&
" $\operatorname{MAX}(2): 7$ "\&
"HOLD (0): 8 " \&
"HOLD(1): 9 "\&
"HOLD( 2) : 10 "\&
-- "MAXI:11 "\&

- "HOLDI : 13 "\&
"COUNT( O): 22 "\&
"COUNT( 1) : 21 "\&
"COUNT (2): 20 "\&
"STATE( 0): 15 "\&
"STATE( 1): 16 "\&
" MAXO: 14 "\&
"HOLDO. 23 ";
end mul ti segt op;
architect ure archmultisegt op of multisegtop is
si gnal zerocount:std_logic;
si gnal enabl ecount: s̄$d \_l o g i c$;
si gnal st at es: St at eTypē;
begi $n$
u1: compare port $\operatorname{map}(a=>H O L D, b=>$ COUNT, $c=>H O L D O)$;
u2: compare port $\operatorname{map}(a=>M A X, b=>C O U N T, c \Rightarrow$ MAXO ;
u3: count er port
$\operatorname{map}(\mathrm{cl} k=>$ CLOCK, reset $=>$ RESET, dout $\Rightarrow$ COUNT, enabl e=>enabl ecount, cl r $\Rightarrow$ zer ocount ) ;
mul ti segt op. vhd
u4: st at emachi ne port
$\operatorname{map}(\mathrm{cl} k \Rightarrow$ CLOCK, r es et $\Rightarrow$ RESET, gat $\mathrm{k} \Rightarrow \rightarrow$ GATE, set l ed $\Rightarrow$ SETTLED, envend $\Rightarrow$ MAXO, hol d $\Rightarrow>H O L D O$, inc =>enabl ecount, cl ear =>zer ocount, st at e=>st at es) ;

STATE <= "00" when (states $=\mathrm{i}$ dl e) el se
"01" when (states = attack) el se
"10" when (states = sustai n) el se
"11";
end ar chmul ti segt op;

## MULTI SEG. VHD

--multi segment controller ic
li brary i eee;
use i eee. st d_l ogi c_1164. al I;
package counter_pkg is
componen̄t counter port (
cl k: in std_logic;
reset: in s̄td_logic;
dout: i nout std_logi c_vector(2 downto 0);
enabl e: in std_l ōgi c;
clr:in std_logic
);
end component ;
end counter_pkg;
li brary i eee;
use i eee. st d_I ogi c_1164. al I ;
I i brary cypress;
use cypress.std_arith. all;
use cypress.l pmpozg. al I;
entity counter is
port (
cl k: in st d_l ogi c;
reset: in s̄td logic:
dout: i nout s̄̄d_logic_vector(2 downto 0);
enabl e: in std_l ōgi c;
clr:in std_logic
);
end;
architecture counter_arch of counter is
begi $n$
sr: process(reset, cl k)
begi $n$
if(reset ='0') then
dout <= "000"; --reset the counter
el sif (cl k'event and cl k = '1') then if ( $\mathrm{cl} \mathrm{r} \mathrm{=} \mathrm{'} 1$ ') then
dout <="000"; -- clear counter el sif(enable = 1') then
dout $<=$ dout +1 ; --increment counter
el se
end if;
end if;
end process;
end count er_arch;

```
-----
-- State machi ne for multisegment envel ope generator
```

-------

I i brary i eee;
use i eee. st d_l ogi c_1164. al I;
package StateType_pkg is
type St ateType is (i dl e, at tack, sust ai n, rel ease) ;
end St at eType_pkg;
I i brary i eee;
use i eee. st d_I ogi c_1164. al I;
use work. State eType_pkg. all;
package statemachi ne_pkg is
component stātemachi ne
port (
cl k: in std_logic;
reset: in s̄td_l ogic;
gate: in std_logic;
settli ed: in s̄td logic;
envend: in std_Togic;
hol d: in std_Iōic c;
inc: out st d-l ogi c;
cl ear:out std_logi c;
state: buffer S̄t at eType
);
end component;
end st at emæchi ne_pkg;
li brary i eee;
use i eee. st d_l ogi c_1164. al I;
library cypress;
use cypress.std_arith.all;
use cypress. I pmpkg. al I;
use work. st at emachi ne_pkg. all;
use work. StateType_pkg. all;
entity statemachi ne is
port (
cl k:in st d logic;
reset: in s̄td_logic;
gat e: in st d Iōgic;
settled: in s̄t dlogic;
envend: in std-Togic;
hol d: in std_lōgic;
inc: out st d-l ogi c;
cl ear:out s̄̄d logi c;
state: buffer S̄tateType
);
end;
architecture stat emachi ne arch of stat emachi ne is
si gnal current_state, next_state: Stat eType;
begi $n$
state_clock: process(reset, cl k)
begi $n$
if(reset ='0') then
current_state <= idle;

STATESEQ. VHD
el sif (cl k'event and clk ='1') then
current_state <= next_st at e;
end if;
end process state_clock;
st at e_comb: proces $\bar{s}$ ( current_st at e, gate, set tled, envend, hol d) begi $\mathrm{n}^{-}$
case current_state is
when idle =>
if(gate ='1') then
next_state < attack;
inc <= ' 1';
cl ear $<={ }^{\prime}{ }^{\prime} 0$ ';
el se
next state $<=$ idle;
i nc <= ' 0 ' ;
cl ear <= ' 0 ';
end if;
when attack $=>$
if(gate $=$ ' 0 ') then
next_state <= idle;
i nc $<=$ ' 0 ' ;
cl ear <='1';
el sif (gate $=$ ' $1^{\prime}$ ) and (settled $={ }^{\prime} 0^{\prime}$ ) and (hold=
next_state $<=$ attack;
inc $<=$ ' 0 ';
clear <= '0';
el sif (gate $=$ ' 1 ') and (settled $=$ ' 1 ') and (hol d =
next_state $<=$ attack;
inc $<=$ ' 1 ';
cl ear <= '0';
el sif (gate $=$ ' 1 ') and (hol d $=$ ' 1 ') then
next_state <= sustai n;
inc $<=$ ' 0 ';
clear <=' 0 ';
el se
next_state $<=$ attack;
inc <= ' 0 ';
cl ear <=' 0 ';
end if;
when sustai $n \stackrel{\text { ' }}{=}$
if(gate ='1') then
next state <= sustai n;
i nc $<=$ ' 0 ';
clear <= ' 0 ';
el sif (gate $=$ ' 0 ') and (envend $=$ ' 1 ') then
next_state <= idle;
i nc $<={ }^{\prime} 0$ ';
clear <='1';
el sif (gate $={ }^{\prime} 0^{\prime}$ ) and (envend $={ }^{\prime} 0^{\prime}$ ) then
next_state <= rel ease;
i nc <= ' 1' ;
cl ear $<={ }^{\prime}{ }^{\prime} 0$ ' ;
el se
next_state <= sustai n;
i nc $<=$ ' 0 ';
clear <=' 0 ';
end if;
when rel ease $\Rightarrow$
if(settled $\left.={ }^{\prime} 0^{\prime}\right)$ then
next_state <= rel ease;
inc $<={ }^{\prime} 0^{\prime}$;
Page 2

```
                    STATESEQ. VHD
                            cl ear <= '0';
                                el sif(settled =' 1')' and (envend ='0') then
                        next_state <= rel ease;
                        i nc <= ' 1';
                            cl ear <=' 0';
                            el sif(settl ed = '1') and (envend = '1') then
                        next_state <= i dl e;
                        i nc <<= '0';
                                cl ear <= '1';
    el se
                        next_state <= i dl e;
                        i nc <<= '0';
                        cl ear <= ' 0';
                    end if;
```

            end case;
    end process state_conb;
        stat e <= current_st at e;
    end st at enachi ne_arch;

```
-- 3 bit comparator
```

Ii brary i eee;
use i eee. st d_I ogi c_1164. al I;
package compare_pkg is componen̄t compare port (
a: in st d_l ogi c_vect or ( 2 downto 0 ) ;
b: in st d-l ogi c-vect or ( 2 downto 0 );
c: buffer st d_l ögic
):
end component ;
end compare_pkg;
li brary i eee;
use i eee. st d_l ogi c_1164. al I;
I i brary cypress;
use cypress.std_arith. all;
use cypress.l pmp̄kg. all;
entity compare is
port (

```
a: in std_l ogi c_vector( 2 downto 0);
b: in st d-l ogi c-vector(2 downto 0);
c: buffer-st d_l ōgi c
```

end;
architecture compare_arch of compare is begi $n$
$\mathrm{c}<=$ ' 1 ' when ( $\mathrm{a}=\mathrm{b}$ ) el se ' 0 ';
end compare_arch;

